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Abstract—The power mixer array is presented as a novel power
generation approach for non-constant envelope signals. It com-
prises several power mixer units that are dynamically turned on
and off to improve the linearity and back-off efficiency. At the
circuit level, the power mixer unit can operate as a switching
amplifier to achieve high peak power efficiency. Additional circuit
level linearization and back-off efficiency improvement tech-
niques are also proposed. To demonstrate the feasibility of this
idea, a fully-integrated octave-range CMOS power mixer array
is implemented in a 130 nm CMOS process. It is operational
between 1.2 GHz and 2.4 GHz and can generate an output power
of    dBm into an external   load with a PAE of 42%
and a gain compression of only 0.4 dB at 1.8 GHz. It achieves a
PAE of 25%, at an average output power of   	 dBm, and an
EVM of 4.6% with a non-constant-envelope 16 QAM signal. It can
also produce arbitrary signal levels down to 
 dBm of output
power with the 16 QAM-modulated signal without any RF gain
control circuit.
Index Terms—Back-off efficiency, CMOS power amplifier, dis-
tortion dependence shaping, envelope restoration, linearization,
overlapping, power mixer array, segmented power generation,
switching operation.
I. INTRODUCTION
D ESIGN of low-cost, power-efficient, watt-level, fully-in-tegrated power generation circuits for a non-constant en-
velope signal is one of the major challenges in today’s wire-
less communication systems. Although several approaches have
been proposed in the past [1]–[11], the fully-integrated CMOS
power generation circuits reported thus far have low efficiency.
Linear PAs are usually used to transmit such signals faithfully at
the expense of power efficiency [1]–[3]. Particularly, in a CMOS
process, the poor linearity of transconductance and input capac-
itance with large PVT variations require a large back-off, which
severely degrades the power efficiency for non-constant enve-
lope signal amplification. To gain the input signal to watt-level
output power, multiple linear amplification stages are necessary
and resulting in a large die area and potential stability prob-
lems. Doherty amplifiers can be used to improve the peak and
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back-off efficiency, which is very important for non-constant en-
velope signals [4], [5]. However, the large loss and area of an
on-chip phase shifter have presented a challenge to realize an ef-
ficient, low-cost, fully-integrated CMOS Doherty power ampli-
fier. Linear amplification using nonlinear components (LINC),
or out-phasing, is a way to generate a non-constant envelope
signal by using nonlinear yet efficient switching power ampli-
fiers [12]. However, similar to the Doherty amplifiers, it gener-
ally requires a phase shifter [13]. Although an out-phasing am-
plifier without using a shifter has been proposed at lower output
power level [6], switches at the PA load can severely degrade
its efficiency in a watt-level PA. Parallel processing of ampli-
tude and phase information (e.g., EER or polar modulation) has
also been proposed as a way of improving the system power ef-
ficiency [14]. It can also take advantage of CMOS digital signal
processing to ease the generation of phase and amplitude mod-
ulation signals. However, many of these schemes require an ef-
ficient high-power low-frequency supply modulator to recon-
struct the amplitude information [7], [8]. This can be done, for
instance, using a switching DC-DC converter with its own lim-
itations in efficiency, bandwidth, and area [15], which requires
an external inductor and produces switching spurs. Even for an
ideal supply modulator, the linearity is degraded by the AM-AM
and AM-PM conversion due to the gate-to-drain feed-through of
a switching amplifier. The output power range of the PA is also
very limited [16], [17]. To achieve high output power range,
PA driver amplifiers should be implemented as linear ampli-
fiers leading to large power consumption and area. Although
an envelope tracking (ET) technique can solve the problem of
output power range, it still requires a DC-DC converter and it
has low peak efficiency as it generally uses class-AB power am-
plifiers [18], [19]. At lower power levels, digitally modulated
polar PAs [9]–[11] have been shown as a possible solution to
render the DC-DC converter. However, it still has the problem
of output power range, and out-of-band emission due to aliasing
and quantization noise should be taken care of. Its implementa-
tion in a watt-level fully-integrated CMOS PA for non-constant
envelope modulation has not been demonstrated yet.
This paper describes the switching power mixer array trans-
mitter subsystem. It is a novel and efficient modulated power
generation system to generate a watt-level non-constant enve-
lope signal in a CMOS process, without using a DC-DC con-
verter. It also overcomes the output power range problem of
conventional envelope restoration (ER) systems. Section II de-
scribes the proposed non-constant envelope generation system.
The circuit details of the power mixer array transmitter sub-
system are discussed in Section III, followed by Section IV that
explains operation modes and test setups. Finally, measurement
results are presented in Section V.
0018-9200/$26.00 © 2009 IEEE
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Fig. 1. Proposed power mixer array architecture.
II. POWER MIXER ARRAY TRANSMITTER SUBSYSTEM
A. Architecture
In order to overcome the challenges described earlier, we
propose the power mixer array transmitter subsystem, whose
basic concept is illustrated in Fig. 1. Power generation and am-
plitude modulation are done by several identical up-conversion
power mixer units. The inputs of power mixer units are a phase
modulated LO signal and BB envelope signal. A switching
power mixer described in Section III can be utilized to obtain
high peak efficiency. Identical phase modulated LO signals are
buffered using logic gates (e.g., inverters) and then applied to
the power mixer units. The power mixer array provides large
output power range without any need for RF gain control, as we
will explain in Section V. Therefore, simple digital gates such
as inverters can be used to buffer the LO resulting in a small
die area and low power consumption. In general, different BB
input signals can be applied to different power mixer units.
The output currents of the mixers are directly combined at
their output. It should be noted that the power mixer array also
subsumes some of the blocks typically implemented on a trans-
ceiver chip (e.g., up-conversion mixers and driver amplifiers),
rendering them unnecessary.
B. Segmented Power Generation
In this section, we will explain the advantages of the proposed
segmented power generation scheme, in which power is gener-
ated by several identical units. The basic operation of the seg-
mented power generation scheme is shown in Fig. 2. When a
symbol requires a small output power as shown in Fig. 2(a),
most of the power generation units can be turned off and the
power is generated by only few units, where one of unit is op-
erating at an intermediate power levels to produce continuous
output power level and the remaining ones are either at full
power or off. Fig. 2(b) shows the operation when a symbol re-
quires a large output power. The operation of the first power
generation unit remains the same, as it produces an interme-
diate power, while rest of all power generation units is oper-
ating at their full power. In the segmented power generation
scheme, the DC power consumption is almost proportional to
the output power, as shown in Fig. 3, and thus the back-off effi-
ciency dependence on the output power is as good as a class-B
amplifier. Unlike the digitally modulated polar PA mentioned in
Section I, the out-of-band emission problem due to the aliasing
and quantization noise is avoided since continuous output power
is generated.
Another benefit of the segmented power generation scheme is
the associated linearity improvement. For a conventional power
generation circuits, which has only one power generation unit,
the output, , is expressed in terms of normalized input, . For
a third-order memory-less nonlinearity we have
(1)
where we assume and are real and x is the ac input signal
(e.g., ). To understand the nonlinearity lim-
itations, let us consider a system with two power generation
units. We assume: 1) power generation unit is scaled by half; 2)
the entire input is applied to a single power generation unit for
; 3) a normalized input amplitude of 0.5 is ap-
plied to one power generation unit and the other unit will see of
the residue in excess of the half scale for . Then, the
output of the two-unit system, , is expressed as shown in (2)
at the bottom of the page. By generalizing this idea, for a system
which has power generation units, as given in (3), also at the
bottom of the next page, where , and
is the output power of the system with power generation unit.
In (3), the maximum input level for a unit is limited to . In
general, is expressed as shown in (4) at the bottom of the
next page, where
(5)
and is the full-scale input amplitude. In (4), the maximum
input level for a unit is limited to . For example, the
(2)
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Fig. 2. Segmented power generation scheme with (a) Small output power, and (b) Large output power.
Fig. 3. Power consumption of the segmented power generation scheme.
calculated output amplitude at frequency , , and gain,
with of 1, 4, and 16 are plotted in Fig. 4, for
(6)
and
(7)
where is the input amplitude. Two interesting phenomena
are observed when a large number of power generation unit
is used. First, integral nonlinearity (INL) improves, as the
output amplitude is almost linearly related to the input ampli-
tude. Second, the output distortion dependence on the input is
improved as the linearity at large signal levels improves substan-
tially, whereas linearity at small signal levels degrades slightly.
This can be better understood in the context of inter-modulation
distortion (IMD). The IMD product is calculated by substituting
(8)
into (6). The output amplitude of the third order IMD product
(IMD3) at frequency or , is plotted in Fig. 5.
In a conventional system , the IMD3 product is a cubic
function of the input amplitude. However, IMD3 product with
of 16 is almost linearly related to the input amplitude. This
distortion dependence shaping turns out to be very effective as
we consider the power distribution of modulated signal with a
large number of segments as in this work.
To suppress the ripple especially at lower input levels, two
techniques can be employed. First, as (4) indicates, the max-
imum input level of a unit, , is scaled with the input full-
scale amplitude of . This guarantees that all of the units op-
erate with full-scale input signal, and the ripple does not have a
large impact on the overall linearity with a modulated signal. In
addition, the unit linearity generally improves as the input level
of the unit is decreased. In Fig. 4(b), the gain is plotted when
(3)
(4)
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Fig. 4. (a) The output amplitude and (b) gain of the segmented power genera-
tion scheme, with    , 4, and 16.
Fig. 5. IM3 product of the segmented power generation scheme and
overlapping.
is scaled to half. A second approach to improve this even further
is to allow more than one unit to overlap with others in the range
over which they are not at full power thereby averaging the unit
nonlinearity, as illustrated in Fig. 6. The IMD3 product with the
overlapping technique is plotted in Fig. 5.
To understand the effectiveness of the segmented power gen-
eration and the overlapping technique more clearly, EVM of an
ideal OFDM signal is calculated using the following equation:
(9)
where is the probability density function of an
OFDM signal in amplitude, and and
are the amplitude of the IMD3 product and
desired signal, respectively. See (10) at the bottom of the page.
Fig. 7 shows the calculated result of EVM for three systems:
1) a conventional system ; 2) segmented power
Fig. 6. Concept of the overlapping technique. (a) Without overlapping and
(b) with overlapping.
Fig. 7. Calculated EVM for an ideal OFDM signal.
generation system ; and 3) the segmented power gen-
eration system with the overlapping technique. The
segmented power generation system and overlapping technique
improve the EVM by 4.6 dB and 2.1 dB, respectively, at an
output amplitude of 0.17.
It should be noted that the linearity improvement due to the
segmented power generation is limited to input related nonlin-
earity, such as transconductance and input capacitance nonlin-
earity. Nonetheless, significant linearity improvement can be
achieved since the input related nonlinearity is usually domi-
nant in a power generation circuit. Output related nonlinearity,
which is output impedance nonlinearity, is smaller than input
related nonlinearity due to the large input amplitude and small
output load in a power generation circuit [20].
C. Mixers as Power Generation Units
Despite benefits of back-off efficiency and linearity improve-
ments in the segmented power generation scheme, there is a
practical issue if the units were conventional RF amplifier. Each
power generation unit requires an RF input generation circuit.
The amplitude of the RF input must be varied individually, while
(10)
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Fig. 8. The concept of power mixer input signal generation.
Fig. 9. Conceptual schematic of the BB input signal generation circuit.
the phase must be precisely aligned. Also, RF input signal gen-
eration circuits must be capable of well-controlled ramp-up and
ramp-down to avoid spurious transient behavior, which add area
and power overhead to the system. To circumvent this problem,
we propose power mixers as the power generation units. The
way the input RF and BB signal are used to generate a non-con-
stant envelope RF signal is depicted in Fig. 8. A baseband en-
velope signal can be divided into several digital pulses and a
residue part. The digital pulses can be filtered and pulse-shaped
at low frequency in baseband to avoid the spurious and aliasing
problems. Identical digital LO signals can be used to avoid the
amplitude and phase mismatch issues of the RF input signal gen-
eration circuit. The digital LO signals are selectively applied to
the power mixer unit via the digital LO distributor to dynami-
cally shut-down unnecessary power mixer units. Then the pulses
and the residue part are up-converted in frequency by the respec-
tive power mixer units, and a non-constant envelope RF signal
is created at the output of the power mixer array.
The pulse or the residue part can be easily generated by a
DAC followed by a LPF. Furthermore, since the input signal
to the power mixer array is now at BB frequency, the DAC
followed by a LPF can be shared by using a multiplexing
network, as shown in Fig. 9. In our implementation a digital
signal processing (DSP) circuit controls the input of four DACs,
such that two DAC ( and ) followed by the LPF can
generate time-varying BB signals, while remaining two DACs
( and ) produce BB signals of a constant voltage. The
DSP circuit also controls the analog BB distributor so that the
input of each power mixer unit is connected to one of the four
BB signals. The input of the power mixer unit which corre-
sponds to the residue part , with the LPF should
always be connected to the unit, since it always operates at an
intermediate power. The power mixer units which correspond
to the BB pulses ( ) are either com-
pletely on or completely off for most of the time. Therefore, the
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inputs are connected to the constant voltages ( and )
for the most of the time. Only for the transition time, the time
varying BB signal generated by the followed by the LPF
is connected to the input of the power mixer unit. At
for instance, power mixer units which produces the full power
should be connected to .
The units which are turned off
should be connected to . The unit which is at transition
( , where ) is connected to the output of the
BB circuit which is consisted of followed by the LPF.
As a result, two BB circuits (a DAC followed by a LPF),
and two constant voltages are enough for the BB input signal
generation, regardless of the number of the power mixer units.
It should be noted that the overlapping technique outline in the
previous subsection is utilized in Fig. 9, since two power mixer
units ( and ) operate at intermediate power at the
same time.
There are three things to be addressed in the actual implemen-
tation of the power mixer array. First, the power mixer array is
compatible with a CMOS process, since MOS transistors make
good switches and are generally suitable for turning the power
mixer units on and off. Second, the input of the DAC should
be oversampled such that a BB envelope signal can be divided
into pulses and a residue correctly. On the one hand, the sam-
pling frequency should be times higher than that of a con-
ventional ER system. Also, the control frequency of the analog
BB distributor and the digital LO distributor should be times
higher than the envelope bandwidth. On the other hand, the re-
quired dynamic range is relaxed by a factor of , which im-
plies required effective number of bits for each DAC is lower
by bits. This is because the number of the operating
power mixer units effectively represents the MSB of
the BB envelope signal digital-to-analog conversion. Finally,
mismatch between the power mixer units should be discussed.
Since each power mixer unit represents the LSB side of the dy-
namic range, the mismatch requirement can be relaxed. Fortu-
nately with a careful layout and routing, the mismatch does not
affect the overall system performance.
D. Signal Combing at the Output Network
Another advantage of the power mixer array approach is the
ease with which signal combining can be performed using a
linear signal combination in the current domain, as shown in
Fig. 10. To obtain the peak power, the output matching network
should be designed such that the output load seen by the power
mixer array is small enough. Typically, is about or
smaller for a CMOS watt-level power generation circuit simply
based on the reliability issues associated with maximum allowed
voltage swing experienced by the output transistors. In contrast,
the output impedance of the power mixer array should
be much larger than (typically around ) to guarantee
high efficiency. When is much higher than , the power
mixer units act as ideal RF current sources, and the linear current
summation is achieved regardless of the number of the activated
power mixer unit.
Fig. 10. Current domain signal combination at the output of the power mixer.
III. IMPLEMENTATION AND CIRCUIT DETAILS
A. Architecture Overview
Complete system block diagram is shown in Fig. 11. In this
implementation, the output currents of power mixer units are
combined at their outputs, where the non-constant envelope RF
signal is regenerated. The resultant non-constant envelope dif-
ferential current is impedance transformed to drive the external
single-ended load using an on-chip tuned transformer
that maintains the linearity of the current domain signal due to
its linear time invariant (LTI) behavior. Sixteen power mixer
units are implemented to guarantee that (1) back-off efficiency
dependence is almost the same as that of a class-B amplifier, (2)
required oversampling ratio is not very high, and (3) overhead
in the layout to maintain the matching and minimizing the
skew is negligible. The differential phase-modulated LO signal
is buffered and selectively applied to the desired number of
power mixer units by the digital LO distributor. The choice of
how many and which power mixer units receive the digital LO
is controlled by an on-chip digital controller. The differential
BB envelope signal is applied to the power mixer units via an
analog BB distributor, which connects each power mixer unit to
any six of the differential BB input signals. As we will explain
later, the BB envelope signal can be linearized by analog BB
replica linearizers, while it feeds back the mixer’s common
mode (CM) information to the analog replica linearizers.
B. Power Mixer Unit
The schematic of the power mixer unit is shown in Fig. 12.
It is similar to the switched transconductor mixer [21] in the
sense that lower-tree common-source transistors ( and )
are driven by the LO. The power mixer has high peak power
efficiency, since the common-source transistors switch between
triode and cut-off modes. The BB signals are applied to the
middle-tree differential pairs ( , , , and ), rendering
a separate supply modulator unnecessary. The differential pair
works as a cascode for the LO signals, and the power mixer
utilizes another cascode with thick-gate-oxide top transistors
( and ) [22] to increase the maximum drain voltage
swings without raising reliability issues, and to boost the output
impedance.
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Fig. 11. Complete system block diagram of the implemented power mixer array system.
Fig. 12. The schematic of the power mixer unit.
To understand the efficient operation of the power mixer, an
equivalent circuit in the limiting case, where the input sig-
nals is very large and the input signal is very low, is shown
in Fig. 13. In this limiting case, the cross coupled paths can be
neglected and the amplifier is exactly the same as the switching
amplifier. The simulated drain voltage and current waveforms
of Fig. 14 show switching operation of the power mixer, which
enables a peak drain efficiency of 60% with an output power of
dBm at 1.8 GHz with sixteen power mixer units. It draws
0.88 A from a 3 V supply in the simulation.
As shown in Fig. 12, the gain of the power mixer is deter-
mined by the transconductance of the switching stage and the
current gain of the differential pair. The transconductance of the
switching stage is basically proportional to the DC voltage of
node X in Fig. 12, as the equivalent DC model of the power
mixer is shown in Fig. 15. The simulated LO current at the
drains of and is shown in Fig. 16. The small signal
Fig. 13. The schematic of the power mixer unit in the extreme case, with very
large   .
Fig. 14. The simulated drain voltage and total current of the power mixer array
in the extreme case.
transconductance is determined by the common-mode input of
the BB signal . However, as the differential input voltage
increases, starts to track the higher voltage side of
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Fig. 15. Equivalent DC circuit for the power mixer unit.
Fig. 16. Simulated   dependence on the differential input voltage  .
Fig. 17. Simulated   to   gain.
the differential pair due to the nonlinear nature of the transcon-
ductance. At large , saturates due to the limited driv-
ability and the capacitance of node X. Output current, , is
then determined by the current gain of the differential pair.
is linearly related to with small . However grad-
ually saturates as it approaches , as shown in Fig. 17.
We can take advantage of the positive nonlinearity of the
transconductance and the negative nonlinearity of the differen-
tial pair. The nonlinearity can cancel each other by adjusting
, and similar to a class-AB amplifier, back-off efficiency
is also improved. Fig. 18 shows simulated conversion gain
dependence on in this example where is 400 mV,
power mixer is highly linear as the positive and the negative
Fig. 18. Simulated conversion gain of the power mixer.
nonlinearity cancel out to the first order. DC power consump-
tion, which is proportional to , is smaller when the output
power is smaller.
C. Analog Feedback Linearizer
Based on the analysis of Section III-B, we arrive at another
type of linearization technique, where the transconductance
of the switching stage and the current gain of the differential
pair are linearized separately. The transconductance can be lin-
earized by fixing the DC voltage of the drains of the switching
stage. This is done by a replica linearizer using common-mode
feed back (CMFB) circuit, as shown in Fig. 19. To linearize
the current gain of the differential pair, a replica differential
pair is used to model the nonlinearity. The BB replica amplifier
is placed inside of a resistive feedback loop with the CMFB
amplifier. The feedback linearizes the transfer function from
the inputs to the outputs and in the process a
differential pre-distorted signal is generated at the input
of the replica, which produces an output signal linearly
related to the signal. This signal is then applied to
the gates of the middle-tree power mixer units ( , , ,
and ). Each linearizer draws 6 mA from a 3 V supply, with
a loop bandwidth of 1 MHz.
D. Output Matching Network
An Output matching network is designed using a transformer
and a capacitor, as illustrated in Fig. 20(a). Transformer is suit-
able for a watt-level power generation circuit, since it is broad-
band and can have smaller loss than LC matching network espe-
cially when the output network is implemented on chip, where
the Q of on-chip inductors can not be very large [23]. It also con-
verts a differential input signal to a single-ended output signal.
In our design, the numbers of the primary turn and secondary
turn are one and two, respectively. In the ideal case, load is
transformed to differential load, and single-ended power
mixer array sees a small load of . The differential and
single-ended version of complete equivalent output networks
are shown in Figs. 20(b) and 20(c), respectively. Taking into
account the drain capacitance , bonding wire inductance
, leakage inductance and parasitic capacitance of the
transformer , single-ended power mixer array sees a
purely resistive load at 2.0 GHz. In the transformer layout, the
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Fig. 19. Linearization by the analog BB replica linearizer.
length of the wires form each power mixer unit to the trans-
former is equal to match the delay between each unit. Simulated
passive efficiency of this output network is about 80%.
E. Digital LO Distributor
Fig. 21 shows the single-ended version of the digital LO dis-
tributor, which has a tree structure to match the delay for each
path. The NOR gates drive the common-source transistors of the
power mixer core ( and in Fig. 12) with a 1.2 V square
wave. To guarantee the differential balance, buffers are imple-
mented by inverters and nor-gates with cross-coupled inverters.
The NOR gates are used to improve the back-off efficiency of
the power mixer array, as well as the digital LO distributor, since
the output of a NOR-gate can be pulled down to corresponding
power mixer unit, individually and dynamically. 1.2 V digital
gates enable the small and power efficient digital LO distributor.
F. Analog BB Distributor
The analog BB distributor is consisted of 48 one-to-six analog
multiplexers. One of the six differential BB inputs is applied to
the power mixer unit, and the CM of the power mixer unit is fed
back to the feedback linealizer via the analog BB distributor.
Thick gate oxide devices are used and 3 V control signals are
applied to achieve a large on/off resistance ratio. Level shifters
are placed to generate the 3 V control signals from a 1.2 V input
signals.
G. Controller
Six 16-bit shift registers are implemented to control the state
of the analog BB distributor and the digital LO distributor. The
same number of latches as registers is also implemented so that
the output of the on-chip controller is updated all at once. A
1.2 V supply is used for the controller.
IV. OPERATION MODES AND TEST SETUP
Our power mixer array incorporates one system level and
two circuit level linearization and back-off efficiency improve-
ment techniques. In this section, we will explain three opera-
tion modes, which correspond to the three proposed lineariza-
tion and back-off efficiency improvement techniques applied
in different configurations. First mode of operation is baseline
analog (BA) mode. In the BA mode, all inputs of the power
mixer unit are connected to one baseband input signal, as shown
in Fig. 22(a), where the entire power mixer array is used as
a giant power mixer. The BB envelope signal is generated by
an external ADC and an LPF. Linearization and back-off effi-
ciency improvement are done by class-AB operation explained
in Section III-B. Second mode of operation is linearlized analog
(LA) mode, in which the linearization is done by the analog BB
replica linearizer, as depicted in Fig. 22(b). Similar to the BA
mode, all inputs of the power mixer unit are connected to one BB
signal, which is the output of the analog BB replica linearizer. In
addition, common mode signal of the power mixer unit is fed to
the replica linearizer. In the LA mode, linearization is done by
the feedback linearizer. However, there is no back-off efficiency
improvement, as it consumes almost the same current irrespec-
tive of the output amplitude. Fig. 22(c) explains another mode
of operation, which is efficient segmented (ES) mode. The ES
mode uses the segmented power generation scheme, described
in the Section II-B. The digital LO distributor turns off and turns
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Fig. 20. (a) Output matching network implementation using a transformer and a capacitor, (b) equivalent circuit of (a), and (c) single-ended version of the equiv-
alent circuit.
Fig. 21. The LO digital distributor.
on the power mixer units dynamically and individually to im-
prove the back-off efficiency and linearity. The BB inputs of the
power mixer units are connected to one of four BB input signals
via the analog BB distributor. In this measurement setup, we use
four external ADC and LPF to generate the four BB input sig-
nals. Two power mixer units, which represent the analog residue
part of the BB envelope, are always connected to the same BB
signal. The remaining fourteen power mixer units are connected
to one of three baseband input signals, which correspond to the
turned off, turned on, or transition state. The BB distributor
dynamically changes the connection between fourteen power
mixer units and three BB inputs, such that the non-constant en-
velope signal is regenerated at the output of the power mixer
array.
V. MEASUREMENT RESULTS
A prototype was fabricated in a standard 130 nm CMOS
process. Fig. 23 shows the die photograph of the prototype.
The entire chip occupies a small area of 1.6 mm by 1.6 mm.
Fig. 24 shows the measured maximum CW output power and
peak PAE of the power mixer array, with an LO input power
of dBm. It should be noted that PAE of the power mixer
array, which subsumes the frequency up-conversion, includes
DC power consumption of all the circuit blocks on-chip as
(11)
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Fig. 22. Three operation mode of (a) Baseline analog (BA) mode, (b) Linearized analog (LA) mode, and (c) Efficient segmented (ES) mode.
The PAE is greater than 40% between 1.6 GHz and 2 GHz
with a peak of 43% at 1.6 GHz, and the output power is greater
than 1 W over an octave range from 1.2 GHz to 2.4 GHz. This
wideband performance can be attributed to the high coupling
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Fig. 23. Die micrograph.
Fig. 24. Measured frequency response of output power and PAE.
coefficient 0.8 of the on-chip transformer. The peak PAE
and drain efficiency at 1.8 GHz is 42% and 46%, respectively.
Without the on-chip transformer, the peak drain efficiency is
estimated around 62%. This agrees with the simulation result
in the Section III-B. The power mixer array has an LO-to-RF
power gain of dB. It produces the maximum output
power of dBm with a BB input voltage of 450 mV at
1.6 GHz.
Fig. 25 shows the measured PAE and normalized conversion
gain versus the output power at 1.8 GHz for the three operation
modes. In the BA mode, the output is dBm where
the common mode of the BB signal is optimized to obtain good
linearity. In the LA mode, gain compression at its maximum
output power of dBm is only 0.4 dB and output is
simply the same as maximum power, i.e., dBm. In the
ES mode, there are ripples when the output power is small as
expected, and the ripple gets smaller with larger output power.
The ripple is almost negligible for the output power of greater
than dBm where gain flatness is important for a good
EVM and output spectrum. Output is about dBm.
The ES mode is most efficient for the reduced output power
levels, where it clearly demonstrates an improved efficiency as
shown in Fig. 25(b).
Linearity robustness to the common mode bias voltages
should be discussed, since the bias condition depends on the
large PVT variations in a CMOS process. Fig. 26 shows the
conversion gains with different common-mode bias voltages
for the three operation modes. In the BA mode, the linearity
strongly depends on the bias voltages as is expected of a
conventional class-AB amplifier. In the LA mode, the high
linearity can be maintained with different bias voltages due to
the feedback circuits. In the ES mode, the low-power ripples
in the conversion gain have a limited impact to the overall
linearity of the system.
The AM-to-PM conversion is measured for the BA mode, by
generating a 10 kHz amplitude modulated output signal. Instan-
taneous amplitude and phase are demodulated using a vector
signal analyzer. Output phase dependence on the output ampli-
tude is plotted in Fig. 27. The measured phase error is very small
due to the constant RF input amplitude, and about four degrees
with of 0.45 V.
All three modes are tested with 16 QAM modulated signal,
which has non-constant envelope signal. Fig. 28 shows the
EVM and PAE dependence on the average output power. In this
Figure, the modulation symbol rate is 50 kSym/s and the filter
used for the BB pulse shaping is root-raised cosine with excess
ratio of 0.5. In the BA mode, output power of dBm
is achieved with an EVM of 4.3% and a PAE of 25%. In the
LA mode, higher yet similar output power of dBm is
achieved with an EVM of 5% and a PAE of 18%. Due to its
small gain compression at its full output power, EVM with
back-off output power clearly shows improvement in this case.
Measured EVM reaches about 1%, when the output power
is reduced to dBm. In the ES mode, output power of
dBm is achieved with EVM of 4.5% and a PAE of 26%.
Similar to the BA mode, EVM reaches 1% with output power
of dBm. This indicates the ripple of the conversion
gain have negligible impact to overall linearity performance.
Although output in the ES mode is smaller than the BA
and LA modes by a few dBs, the EVM measurements show
the linearity of the ES mode to be comparable. This could be
explained by the thermal effects, which is included in the gain
compression measurement of Fig. 25. In the BA and LA modes,
the thermal effects could be compensated by the class-AB and
feedback linearizer, respectively. In addition, the ES mode
has the largest temperature change since it has smallest power
consumption at the back-off operation. Measured spectrum
and constellations for the BA, LA, and ES modes are shown in
Fig. 29.
The accurate processing of the baseband pulses and espe-
cially analog residue signal described in Fig. 8 is important
to avoid the aliasing and quantization noise problems. The
wideband output spectrum of the ES mode with the 16 QAM
signal is measured and compared with a calculated spectrum
without either analog residue signal or baseband filter, as shown
in Fig. 30. The clock frequency of a DAC used for the measure-
ment is 10 MHz, and an ideal sample-and-hold DAC output
is used for the calculation. While strong aliasing signals with
10 MHz separation are observed with the calculated spectrum,
no aliasing signal observed with the measured spectrum. Spurs
at 20 MHz offset is maybe due to the test setup, where 20 MHz
control signals are applied from a separate board to the on-chip
digital controller with noisy unshielded wires. The effect of
the analog residue signal on the quantization noise is also
measured. Fig. 31 shows the output spectrum of the ES mode
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Fig. 25. Measured (a) Conversion gain and (b) PAE for BA, LA, and ES modes.
Fig. 26. Measured Conversion gain dependence of the common-mode bias.
Fig. 27. Measured AM to PM conversion for the BA mode.
with -OQPSK modulation. Unwanted quantization noise is
avoided by applying analog residue signal of the BB envelope
to one unit. In this measurement, the clock frequency of the
DAC for the analog baseband signal generation is 2 MHz.
As we discussed in Section I, one of the major challenges in
the conventional ER system (i.e., supply modulation and dig-
ital PA) is its limited output power range. Even in a conven-
tional IQ transmitter system, expensive and power consuming
RF gain control circuit is required to realize large output power
range. The power mixer array can have very small output power
without any RF gain control, since LO leakage can be very small
due to its double-balanced topology. Measured LO leakage is
shown in Fig. 32. To reduce the LO leakage, only one power
mixer unit is activated and is set to 200 mV, which sub-
stantially reduces the transconductance of the switching stage.
The LO leakage is measured at dBm without adjusting the
TABLE I
BASIC PERFORMANCE SUMMARY
DC offset of the differential pair. It can further reduced by input
offset cancellation techniques as evident from its reduction to
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Fig. 28. Measured (a) EVM and (b) PAE with 16 QAM signal.
Fig. 29. Measured output spectrum and constellation for BA, LA, and ES
modes.
Fig. 30. The wideband spectrum of the ES mode with 16 QAM modulation.
lower than dBm, when mV differential DC input
is applied to cancel the offset of the differential pair. The EVM
with 16 QAM signal is measured with large output power range,
as shown in Fig. 33. The EVM is less than 5% for output power
levels greater than dBm without the adjustment. With
Fig. 31. Measured quantization noise suppression due to the analog residue
signal.
Fig. 32. Measured LO leakage dependence of the input DC offset voltage.
Fig. 33. Measured EVM for small output power, with and without DC offset
canceled.
the adjustment, EVM is less than 5% with output power levels
greater than dBm, and more than 100 dB output power
dynamic range is achieved without any RF gain control circuit.
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Fig. 34. Measured output power and PAE at a VSWR mismatch of 1:2.6.
The power mixer array with the maximum output power at
1.8 GHz is tested for a VSWR mismatch. The output power and
PAE for a VSWR mismatch of about 1:2.6 is shown in Fig. 34.
The output power and PAE are degraded to dBm and 26%
at worst, respectively. In terms of reliability, the power mixer
array survives VSWR mismatch test of up to 1:5.5, which is the
most severe condition for our test setup, with no output power
degradation.
Table I summarizes basic performances. From the summary,
we can discuss the use of the three operation modes. In the LA
mode, the current consumption is almost constant regardless
of its output power. Therefore, the use of the LA mode might
be limited to when the power mixer array generates its highest
output power and non-constant envelope modulations, where
the EVM is better than BA and ES modes. In the 16 QAM case
for instance, LA mode should be used to generate output powers
greater than dBm. When the output power is close to its
saturation output power, PAE can be comparable to those of BA
and ES modes. For example, a PAE of 25% is achieved with an
output power of dBm and an EVM of 3.4%, when the
modulation signal is -OQPSK. The ES mode has the best
PAE for the same output power, and thus this mode should be
used when it offers an acceptable EVM. In the 16 QAM case for
example, an output power of less than dBm can be pro-
duced by using the ES mode. As we discussed in Section II-C,
in the ES mode, the operating frequency of the analog BB and
digital LO distributors should be fast enough to represent the
envelope frequency. In this implementation, the operating fre-
quency of the analog BB distributor is limited to 1 MHz due to
the test setups (serial interface of the on-chip controller). The
maximum modulation bandwidth is 100 kSym/s, without sacri-
ficing power efficiency.
The BA mode has the highest modulation bandwidth, and it is
tested with some wideband standard signals such as WCDMA
and mobile WiMAX. Fig. 35(a) shows the output spectrum and
constellation for WCDMA output signal with a PAPR of 3.5 dB
at 1.75 GHz. Measured output power is dBm with a PAE
of 30% and an EVM of 2.9%. Fig. 35(b) shows the output spec-
trum and constellation for the multi-code modulation, where the
PAPR is as high as 5.2 dB. An output power of dBm is
measured with a PAE of 21% and an EVM of 3.1%. WCDMA
spectra are also measured for different frequencies of 1.83 GHz
and 1.95 GHz. The EVM, spectrum mask and ACLR of all
measurements satisfy the 3GPP specification, as the result is
Fig. 35. Measured output spectrum and constellation for (a) WCDMA signal
with a PAPR of 3.5 dB, (b) WCDMA signal with a PAPR of 5.2 dB, and
(c) WiMAX signal.
TABLE II
MODULATION PERFORMANCE SUMMARY FOR (A) WCDMA AND (B) WIMAX
(99.9% PAPR     dB) SIGNALS
summarized in Table II. Fig. 35(c) shows the output spectrum
and constellation for mobile WiMAX at 1.75 GHz with a signal
bandwidth of 5 MHz. An output power of dBm is obtained
with a PAE of 20% and an EVM of 4.9%. Similar performance
is obtained with the BB signal bandwidth of 10 MHz, as the
result is summarized in Table II.
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TABLE III
PERFORMANCE COMPARISON WITH RECENTLY REPORTED MONOLITHIC POWER AMPLIFIERS FOR MOBILE APPLICATION
VI. CONCLUSION
A new system and circuits for a watt-level power genera-
tion of a non-constant envelope signal in a CMOS process was
presented. The power mixer array achieves dBm output
power with PAE of 42% at 1.8 GHz. In the LA mode, which uses
proposed feedback circuit, the gain compression at its full output
power is only 0.4 dB. In the ES mode, which exploits the novel
segmented power generation, power mixer array can transmit a
dBm 16 QAM signal with a PAE of 26% and an EVM of
4.5%. In the BA mode, which utilizes the class-AB operation, it
is capable of transmitting dBm WCDMA spectrum and
dBm WiMax spectrum with PAE of 30% and 20%, re-
spectively. It can also produce down to dBm output with
EVM of less than 5%, without any RF gain control circuit. The
chip also includes wideband output matching and occu-
pies only mm , which is attributed mainly on the nonlinear
amplification of the LO signal. This is the first reported fully
integrated CMOS power generation circuit to achieve over 1 W
output , in gigahertz range and the performance is compa-
rable to a recently reported fully integrated GaAs PA [24], as
can be seen in Table III, summarizing previous work of mono-
lithic PA for mobile application [25], [26].
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